IPSDK  4_1_0_2
IPSDK : Image Processing Software Development Kit
IsOutOfRangeReg.h
Go to the documentation of this file.
1 // IsOutOfRangeReg.h:
3 // -------------------
4 //
14 
15 #ifndef __IPSDKUTIL_INSTRUCTIONSET_COMPARISON_DETAIL_AVX2_ISOUTOFRANGEREG_H__
16 #define __IPSDKUTIL_INSTRUCTIONSET_COMPARISON_DETAIL_AVX2_ISOUTOFRANGEREG_H__
17 
18 #include <IPSDKUtil/IPSDKUtilExports.h>
19 #include <IPSDKUtil/InstructionSet/detail/AVX2/AssignRegDecl.h>
20 #include <IPSDKUtil/InstructionSet/Logical/bitwiseXOr.h>
21 #include <IPSDKUtil/Tools/ForceInline.h>
22 
23 namespace ipsdk {
24 namespace simd {
25 namespace detail {
26 
29 
30 template <>
31 struct IsOutOfRangeReg<eInstructionSet::eIS_Avx2, ipInt8>
32 {
33  static IPSDK_FORCEINLINE
34  RegMaskType<eInstructionSet::eIS_Avx2, ipInt8>::Type
35  act(const AvxType<ipInt8>::Type& in,
36  const AvxType<ipInt8>::Type& regMin,
37  const AvxType<ipInt8>::Type& regMax)
38  {
39  return _mm256_or_si256(
40  IsLessReg<eInstructionSet::eIS_Avx2, ipInt8>::act(in, regMin),
41  IsGreaterReg<eInstructionSet::eIS_Avx2, ipInt8>::act(in, regMax));
42  }
43 
44  static IPSDK_FORCEINLINE
45  void
46  act(const AvxType<ipInt8>::Type& in,
47  const AvxType<ipInt8>::Type& regMin,
48  const AvxType<ipInt8>::Type& regMax,
49  RegMaskType<eInstructionSet::eIS_Avx2, ipInt8>::Type& out)
50  {
51  AvxType<ipInt8>::Type regLtMin;
52  AvxType<ipInt8>::Type regGtMax;
53  IsLessReg<eInstructionSet::eIS_Avx2, ipInt8>::act(in, regMin, regLtMin);
54  IsGreaterReg<eInstructionSet::eIS_Avx2, ipInt8>::act(in, regMax, regGtMax);
55  out = _mm256_or_si256(regLtMin, regGtMax);
56  }
57 };
58 
59 template <>
60 struct IsOutOfRangeReg<eInstructionSet::eIS_Avx2, ipUInt8>
61 {
62  static IPSDK_FORCEINLINE
63  RegMaskType<eInstructionSet::eIS_Avx2, ipUInt8>::Type
64  act(const AvxType<ipUInt8>::Type& in,
65  const AvxType<ipUInt8>::Type& regMin,
66  const AvxType<ipUInt8>::Type& regMax)
67  {
68  const AvxType<ipUInt8>::Type& c =
69  AssignReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(0x80);
70  const AvxType<ipUInt8>::Type& inCvt =
71  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(in, c);
72  const AvxType<ipUInt8>::Type& minCvt =
73  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(regMin, c);
74  const AvxType<ipUInt8>::Type& maxCvt =
75  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(regMax, c);
76 
77  const AvxType<ipUInt8>::Type inGtMin = _mm256_cmpgt_epi8(inCvt, minCvt);
78  const AvxType<ipUInt8>::Type inEqMin = _mm256_cmpeq_epi8(inCvt, minCvt);
79  const AvxType<ipUInt8>::Type inGtOrEqMin = _mm256_or_si256(inGtMin, inEqMin);
80 
81  const AvxType<ipUInt8>::Type allbits =
82  AssignReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(0xFF);
83  const AvxType<ipUInt8>::Type inLtMin = _mm256_xor_si256(inGtOrEqMin, allbits);
84 
85  const AvxType<ipUInt8>::Type inGtMax = _mm256_cmpgt_epi8(inCvt, maxCvt);
86  return _mm256_or_si256(inLtMin, inGtMax);
87  }
88 
89  static IPSDK_FORCEINLINE
90  void
91  act(const AvxType<ipUInt8>::Type& in,
92  const AvxType<ipUInt8>::Type& regMin,
93  const AvxType<ipUInt8>::Type& regMax,
94  RegMaskType<eInstructionSet::eIS_Avx2, ipUInt8>::Type& out)
95  {
96  AvxType<ipUInt8>::Type c;
97  AssignReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(c, 0x80);
98  AvxType<ipUInt8>::Type inCvt;
99  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(in, c, inCvt);
100  AvxType<ipUInt8>::Type minCvt;
101  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(regMin, c, minCvt);
102  AvxType<ipUInt8>::Type maxCvt;
103  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(regMax, c, maxCvt);
104 
105  const AvxType<ipUInt8>::Type inGtMin = _mm256_cmpgt_epi8(inCvt, minCvt);
106  const AvxType<ipUInt8>::Type inEqMin = _mm256_cmpeq_epi8(inCvt, minCvt);
107  const AvxType<ipUInt8>::Type inGtOrEqMin = _mm256_or_si256(inGtMin, inEqMin);
108 
109  const AvxType<ipUInt8>::Type allbits =
110  AssignReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(0xFF);
111  const AvxType<ipUInt8>::Type inLtMin = _mm256_xor_si256(inGtOrEqMin, allbits);
112 
113  const AvxType<ipUInt8>::Type inGtMax = _mm256_cmpgt_epi8(inCvt, maxCvt);
114  out = _mm256_or_si256(inLtMin, inGtMax);
115  }
116 };
117 
118 template <>
119 struct IsOutOfRangeReg<eInstructionSet::eIS_Avx2, ipInt16>
120 {
121  static IPSDK_FORCEINLINE
122  RegMaskType<eInstructionSet::eIS_Avx2, ipInt16>::Type
123  act(const AvxType<ipInt16>::Type& in,
124  const AvxType<ipInt16>::Type& regMin,
125  const AvxType<ipInt16>::Type& regMax)
126  {
127  return _mm256_or_si256(
128  IsLessReg<eInstructionSet::eIS_Avx2, ipInt16>::act(in, regMin),
129  IsGreaterReg<eInstructionSet::eIS_Avx2, ipInt16>::act(in, regMax));
130  }
131 
132  static IPSDK_FORCEINLINE
133  void
134  act(const AvxType<ipInt16>::Type& in,
135  const AvxType<ipInt16>::Type& regMin,
136  const AvxType<ipInt16>::Type& regMax,
137  RegMaskType<eInstructionSet::eIS_Avx2, ipInt16>::Type& out)
138  {
139  AvxType<ipInt16>::Type regLtMin;
140  AvxType<ipInt16>::Type regGtMax;
141  IsLessReg<eInstructionSet::eIS_Avx2, ipInt16>::act(in, regMin, regLtMin);
142  IsGreaterReg<eInstructionSet::eIS_Avx2, ipInt16>::act(in, regMax, regGtMax);
143  out = _mm256_or_si256(regLtMin, regGtMax);
144  }
145 };
146 
147 template <>
148 struct IsOutOfRangeReg<eInstructionSet::eIS_Avx2, ipUInt16>
149 {
150  static IPSDK_FORCEINLINE
151  RegMaskType<eInstructionSet::eIS_Avx2, ipUInt16>::Type
152  act(const AvxType<ipUInt16>::Type& in,
153  const AvxType<ipUInt16>::Type& regMin,
154  const AvxType<ipUInt16>::Type& regMax)
155  {
156  const AvxType<ipUInt16>::Type& c =
157  AssignReg<eInstructionSet::eIS_Avx2, ipUInt16>::act(0x8000);
158  const AvxType<ipUInt16>::Type& inCvt =
159  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt16>::act(in, c);
160  const AvxType<ipUInt16>::Type& minCvt =
161  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt16>::act(regMin, c);
162  const AvxType<ipUInt16>::Type& maxCvt =
163  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt16>::act(regMax, c);
164 
165  const AvxType<ipUInt16>::Type inGtMin = _mm256_cmpgt_epi16(inCvt, minCvt);
166  const AvxType<ipUInt16>::Type inEqMin = _mm256_cmpeq_epi16(inCvt, minCvt);
167  const AvxType<ipUInt16>::Type inGtOrEqMin = _mm256_or_si256(inGtMin, inEqMin);
168 
169  const AvxType<ipUInt8>::Type allbits =
170  AssignReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(0xFF);
171  const AvxType<ipUInt16>::Type inLtMin = _mm256_xor_si256(inGtOrEqMin, allbits);
172 
173  const AvxType<ipUInt16>::Type inGtMax = _mm256_cmpgt_epi16(inCvt, maxCvt);
174  return _mm256_or_si256(inLtMin, inGtMax);
175  }
176 
177  static IPSDK_FORCEINLINE
178  void
179  act(const AvxType<ipUInt16>::Type& in,
180  const AvxType<ipUInt16>::Type& regMin,
181  const AvxType<ipUInt16>::Type& regMax,
182  RegMaskType<eInstructionSet::eIS_Avx2, ipUInt16>::Type& out)
183  {
184  AvxType<ipUInt16>::Type c;
185  AssignReg<eInstructionSet::eIS_Avx2, ipUInt16>::act(c, 0x8000);
186  AvxType<ipUInt16>::Type inCvt;
187  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt16>::act(in, c, inCvt);
188  AvxType<ipUInt16>::Type minCvt;
189  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt16>::act(regMin, c, minCvt);
190  AvxType<ipUInt16>::Type maxCvt;
191  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt16>::act(regMax, c, maxCvt);
192 
193  const AvxType<ipUInt16>::Type inGtMin = _mm256_cmpgt_epi16(inCvt, minCvt);
194  const AvxType<ipUInt16>::Type inEqMin = _mm256_cmpeq_epi16(inCvt, minCvt);
195  const AvxType<ipUInt16>::Type inGtOrEqMin = _mm256_or_si256(inGtMin, inEqMin);
196 
197  const AvxType<ipUInt8>::Type allbits =
198  AssignReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(0xFF);
199  const AvxType<ipUInt16>::Type inLtMin = _mm256_xor_si256(inGtOrEqMin, allbits);
200 
201  const AvxType<ipUInt16>::Type inGtMax = _mm256_cmpgt_epi16(inCvt, maxCvt);
202  out = _mm256_or_si256(inLtMin, inGtMax);
203  }
204 };
205 
206 template <>
207 struct IsOutOfRangeReg<eInstructionSet::eIS_Avx2, ipInt32>
208 {
209  static IPSDK_FORCEINLINE
210  RegMaskType<eInstructionSet::eIS_Avx2, ipInt32>::Type
211  act(const AvxType<ipInt32>::Type& in,
212  const AvxType<ipInt32>::Type& regMin,
213  const AvxType<ipInt32>::Type& regMax)
214  {
215  return _mm256_or_si256(
216  IsLessReg<eInstructionSet::eIS_Avx2, ipInt32>::act(in, regMin),
217  IsGreaterReg<eInstructionSet::eIS_Avx2, ipInt32>::act(in, regMax));
218  }
219 
220  static IPSDK_FORCEINLINE
221  void
222  act(const AvxType<ipInt32>::Type& in,
223  const AvxType<ipInt32>::Type& regMin,
224  const AvxType<ipInt32>::Type& regMax,
225  RegMaskType<eInstructionSet::eIS_Avx2, ipInt32>::Type& out)
226  {
227  AvxType<ipInt32>::Type regLtMin;
228  AvxType<ipInt32>::Type regGtMax;
229  IsLessReg<eInstructionSet::eIS_Avx2, ipInt32>::act(in, regMin, regLtMin);
230  IsGreaterReg<eInstructionSet::eIS_Avx2, ipInt32>::act(in, regMax, regGtMax);
231  out = _mm256_or_si256(regLtMin, regGtMax);
232  }
233 };
234 
235 template <>
236 struct IsOutOfRangeReg<eInstructionSet::eIS_Avx2, ipUInt32>
237 {
238  static IPSDK_FORCEINLINE
239  RegMaskType<eInstructionSet::eIS_Avx2, ipUInt32>::Type
240  act(const AvxType<ipUInt32>::Type& in,
241  const AvxType<ipUInt32>::Type& regMin,
242  const AvxType<ipUInt32>::Type& regMax)
243  {
244  const AvxType<ipUInt32>::Type& c =
245  AssignReg<eInstructionSet::eIS_Avx2, ipUInt32>::act(0x80000000);
246  const AvxType<ipUInt32>::Type& inCvt =
247  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt32>::act(in, c);
248  const AvxType<ipUInt32>::Type& minCvt =
249  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt32>::act(regMin, c);
250  const AvxType<ipUInt32>::Type& maxCvt =
251  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt32>::act(regMax, c);
252 
253  const AvxType<ipUInt32>::Type inGtMin = _mm256_cmpgt_epi32(inCvt, minCvt);
254  const AvxType<ipUInt32>::Type inEqMin = _mm256_cmpeq_epi32(inCvt, minCvt);
255  const AvxType<ipUInt32>::Type inGtOrEqMin = _mm256_or_si256(inGtMin, inEqMin);
256 
257  const AvxType<ipUInt8>::Type allbits =
258  AssignReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(0xFF);
259  const AvxType<ipUInt32>::Type inLtMin = _mm256_xor_si256(inGtOrEqMin, allbits);
260 
261  const AvxType<ipUInt32>::Type inGtMax = _mm256_cmpgt_epi32(inCvt, maxCvt);
262  return _mm256_or_si256(inLtMin, inGtMax);
263  }
264 
265  static IPSDK_FORCEINLINE
266  void
267  act(const AvxType<ipUInt32>::Type& in,
268  const AvxType<ipUInt32>::Type& regMin,
269  const AvxType<ipUInt32>::Type& regMax,
270  RegMaskType<eInstructionSet::eIS_Avx2, ipUInt32>::Type& out)
271  {
272  AvxType<ipUInt32>::Type c;
273  AssignReg<eInstructionSet::eIS_Avx2, ipUInt32>::act(c, 0x80000000);
274  AvxType<ipUInt32>::Type inCvt;
275  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt32>::act(in, c, inCvt);
276  AvxType<ipUInt32>::Type minCvt;
277  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt32>::act(regMin, c, minCvt);
278  AvxType<ipUInt32>::Type maxCvt;
279  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt32>::act(regMax, c, maxCvt);
280 
281  const AvxType<ipUInt32>::Type inGtMin = _mm256_cmpgt_epi32(inCvt, minCvt);
282  const AvxType<ipUInt32>::Type inEqMin = _mm256_cmpeq_epi32(inCvt, minCvt);
283  const AvxType<ipUInt32>::Type inGtOrEqMin = _mm256_or_si256(inGtMin, inEqMin);
284 
285  const AvxType<ipUInt8>::Type allbits =
286  AssignReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(0xFF);
287  const AvxType<ipUInt32>::Type inLtMin = _mm256_xor_si256(inGtOrEqMin, allbits);
288 
289  const AvxType<ipUInt32>::Type inGtMax = _mm256_cmpgt_epi32(inCvt, maxCvt);
290  out = _mm256_or_si256(inLtMin, inGtMax);
291  }
292 };
293 
294 template <>
295 struct IsOutOfRangeReg<eInstructionSet::eIS_Avx2, ipInt64>
296 {
297  static IPSDK_FORCEINLINE
298  RegMaskType<eInstructionSet::eIS_Avx2, ipInt64>::Type
299  act(const AvxType<ipInt64>::Type& in,
300  const AvxType<ipInt64>::Type& regMin,
301  const AvxType<ipInt64>::Type& regMax)
302  {
303  return _mm256_or_si256(
304  IsLessReg<eInstructionSet::eIS_Avx2, ipInt64>::act(in, regMin),
305  IsGreaterReg<eInstructionSet::eIS_Avx2, ipInt64>::act(in, regMax));
306  }
307 
308  static IPSDK_FORCEINLINE
309  void
310  act(const AvxType<ipInt64>::Type& in,
311  const AvxType<ipInt64>::Type& regMin,
312  const AvxType<ipInt64>::Type& regMax,
313  RegMaskType<eInstructionSet::eIS_Avx2, ipInt64>::Type& out)
314  {
315  AvxType<ipInt64>::Type regLtMin;
316  AvxType<ipInt64>::Type regGtMax;
317  IsLessReg<eInstructionSet::eIS_Avx2, ipInt64>::act(in, regMin, regLtMin);
318  IsGreaterReg<eInstructionSet::eIS_Avx2, ipInt64>::act(in, regMax, regGtMax);
319  out = _mm256_or_si256(regLtMin, regGtMax);
320  }
321 };
322 
323 template <>
324 struct IsOutOfRangeReg<eInstructionSet::eIS_Avx2, ipUInt64>
325 {
326  static IPSDK_FORCEINLINE
327  RegMaskType<eInstructionSet::eIS_Avx2, ipUInt64>::Type
328  act(const AvxType<ipUInt64>::Type& in,
329  const AvxType<ipUInt64>::Type& regMin,
330  const AvxType<ipUInt64>::Type& regMax)
331  {
332  const AvxType<ipUInt64>::Type& c =
333  AssignReg<eInstructionSet::eIS_Avx2, ipUInt64>::act(0x8000000000000000);
334  const AvxType<ipUInt64>::Type& inCvt =
335  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt64>::act(in, c);
336  const AvxType<ipUInt64>::Type& minCvt =
337  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt64>::act(regMin, c);
338  const AvxType<ipUInt64>::Type& maxCvt =
339  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt64>::act(regMax, c);
340 
341  const AvxType<ipUInt64>::Type inGtMin = _mm256_cmpgt_epi64(inCvt, minCvt);
342  const AvxType<ipUInt64>::Type inEqMin = _mm256_cmpeq_epi64(inCvt, minCvt);
343  const AvxType<ipUInt64>::Type inGtOrEqMin = _mm256_or_si256(inGtMin, inEqMin);
344 
345  const AvxType<ipUInt8>::Type allbits =
346  AssignReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(0xFF);
347  const AvxType<ipUInt64>::Type inLtMin = _mm256_xor_si256(inGtOrEqMin, allbits);
348 
349  const AvxType<ipUInt64>::Type inGtMax = _mm256_cmpgt_epi64(inCvt, maxCvt);
350  return _mm256_or_si256(inLtMin, inGtMax);
351  }
352 
353  static IPSDK_FORCEINLINE
354  void
355  act(const AvxType<ipUInt64>::Type& in,
356  const AvxType<ipUInt64>::Type& regMin,
357  const AvxType<ipUInt64>::Type& regMax,
358  RegMaskType<eInstructionSet::eIS_Avx2, ipUInt64>::Type& out)
359  {
360  AvxType<ipUInt64>::Type c;
361  AssignReg<eInstructionSet::eIS_Avx2, ipUInt64>::act(c, 0x80000000);
362  AvxType<ipUInt64>::Type inCvt;
363  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt64>::act(in, c, inCvt);
364  AvxType<ipUInt64>::Type minCvt;
365  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt64>::act(regMin, c, minCvt);
366  AvxType<ipUInt64>::Type maxCvt;
367  BitwiseXOrReg<eInstructionSet::eIS_Avx2, ipUInt64>::act(regMax, c, maxCvt);
368 
369  const AvxType<ipUInt64>::Type inGtMin = _mm256_cmpgt_epi64(inCvt, minCvt);
370  const AvxType<ipUInt64>::Type inEqMin = _mm256_cmpeq_epi64(inCvt, minCvt);
371  const AvxType<ipUInt64>::Type inGtOrEqMin = _mm256_or_si256(inGtMin, inEqMin);
372 
373  const AvxType<ipUInt8>::Type allbits =
374  AssignReg<eInstructionSet::eIS_Avx2, ipUInt8>::act(0xFF);
375  const AvxType<ipUInt64>::Type inLtMin = _mm256_xor_si256(inGtOrEqMin, allbits);
376 
377  const AvxType<ipUInt64>::Type inGtMax = _mm256_cmpgt_epi64(inCvt, maxCvt);
378  out = _mm256_or_si256(inLtMin, inGtMax);
379  }
380 };
381 
382 template <>
383 struct IsOutOfRangeReg<eInstructionSet::eIS_Avx2, ipReal32>
384 {
385  static IPSDK_FORCEINLINE
386  RegMaskType<eInstructionSet::eIS_Avx2, ipReal32>::Type
387  act(const AvxType<ipReal32>::Type& in,
388  const AvxType<ipReal32>::Type& regMin,
389  const AvxType<ipReal32>::Type& regMax)
390  {
391  return IsOutOfRangeReg<eInstructionSet::eIS_Avx, ipReal32>::act(in, regMin, regMax);
392  }
393 
394  static IPSDK_FORCEINLINE
395  void
396  act(const AvxType<ipReal32>::Type& in,
397  const AvxType<ipReal32>::Type& regMin,
398  const AvxType<ipReal32>::Type& regMax,
399  RegMaskType<eInstructionSet::eIS_Avx2, ipReal32>::Type& out)
400  {
401  IsOutOfRangeReg<eInstructionSet::eIS_Avx, ipReal32>::act(in, regMin, regMax, out);
402  }
403 };
404 
405 template <>
406 struct IsOutOfRangeReg<eInstructionSet::eIS_Avx2, ipReal64>
407 {
408  static IPSDK_FORCEINLINE
409  RegMaskType<eInstructionSet::eIS_Avx2, ipReal64>::Type
410  act(const AvxType<ipReal64>::Type& in,
411  const AvxType<ipReal64>::Type& regMin,
412  const AvxType<ipReal64>::Type& regMax)
413  {
414  return IsOutOfRangeReg<eInstructionSet::eIS_Avx, ipReal64>::act(in, regMin, regMax);
415  }
416 
417  static IPSDK_FORCEINLINE
418  void
419  act(const AvxType<ipReal64>::Type& in,
420  const AvxType<ipReal64>::Type& regMin,
421  const AvxType<ipReal64>::Type& regMax,
422  RegMaskType<eInstructionSet::eIS_Avx2, ipReal64>::Type& out)
423  {
424  IsOutOfRangeReg<eInstructionSet::eIS_Avx, ipReal64>::act(in, regMin, regMax, out);
425  }
426 };
427 
430 
431 } // end of namespace detail
432 } // end of namespace simd
433 } // end of namespace ipsdk
434 
435 #include <IPSDKUtil/InstructionSet/detail/AVX2/AssignRegImpl.h>
436 
437 #endif // __IPSDKUTIL_INSTRUCTIONSET_COMPARISON_DETAIL_AVX2_ISOUTOFRANGEREG_H__
ipsdk::simd::detail::IsOutOfRangeReg
Definition: IsOutOfRangeReg.h:30
ipsdk::ipInt8
int8_t ipInt8
Base types definition.
Definition: BaseTypes.h:48
ForceInline.h
Defines the IPSDK_FORCEINLINE.
ipsdk
Main namespace for IPSDK library.
Definition: AlgorithmFunctionEfficiency.h:22
ipsdk::ipUInt64
uint64_t ipUInt64
Base types definition.
Definition: BaseTypes.h:55
ipsdk::simd::detail::IsGreaterReg
Definition: IsGreaterRegDecl.h:30
ipsdk::ipReal64
double ipReal64
Base types definition.
Definition: BaseTypes.h:57
ipsdk::ipInt32
int32_t ipInt32
Base types definition.
Definition: BaseTypes.h:52
ipsdk::ipInt16
int16_t ipInt16
Base types definition.
Definition: BaseTypes.h:50
ipsdk::ipUInt8
uint8_t ipUInt8
Base types definition.
Definition: BaseTypes.h:49
ipsdk::eInstructionSet
eInstructionSet
Enumerate for processor instruction set description.
Definition: InstructionSetTypes.h:31
ipsdk::eIS_Avx2
Advanced Vector Extensions 2.
Definition: InstructionSetTypes.h:48
ipsdk::simd::detail::BitwiseXOrReg
Definition: BitwiseXOrReg.h:30
IPSDKUtilExports.h
Definition of import/export macro for library.
ipsdk::simd::RegMaskType
Definition: RegMaskType.h:29
ipsdk::ipInt64
int64_t ipInt64
Base types definition.
Definition: BaseTypes.h:54
ipsdk::AvxType
structure used to retrieve AVX type associated to a base type
Definition: AvxTypes.h:33
ipsdk::simd::detail::IsLessReg
Definition: IsLessRegDecl.h:30
ipsdk::ipUInt16
uint16_t ipUInt16
Base types definition.
Definition: BaseTypes.h:51
ipsdk::simd::detail::AssignReg
Definition: AssignRegDecl.h:31
ipsdk::ipReal32
float ipReal32
Base types definition.
Definition: BaseTypes.h:56
ipsdk::ipUInt32
uint32_t ipUInt32
Base types definition.
Definition: BaseTypes.h:53
Generated on Tue Apr 15 2025 16:20:41 for IPSDK by   doxygen 1.8.14